Abstract -Partitionability allows the creation of many physically independent subsystems, each of which retains an identical functionality as its parent network and has no communication interference with other subsystems. We show that different permutation functions connecting the processors and the switches in the last stage of networks result in different partitionability. Based on a novel mapping scheme of MINs onto the hypercube structure, we show that the switches play a more important role on the subsystem availability than the processors. Subsystem fault tolerance of this class of MINs is also analyzed.
Introduction
Numerous MINs have been proposed for connecting multiple nodes in a multiprocessor. MIN's increasing popularity is related to their low cost compared with that of a full crossbar at a reasonable bandwidth. A class of MINs including baseline networks, regular SW banyan networks with spread and fanout of 2, indirect binary n-cube networks, and Omega networks have been shown to be topologically equivalent [l] . The IBM SP1/2 [2], CM-5l [3], and the BBN Butterfly [4] are good examples of multiprocessors that employ a MIN [5] .
In a multiprocessor system, there is a possibility that a single task will degrade other tasks' executions by creating a hot spot in switching elements (SEs) and links. This situation can be further aggravated by a bad processor allocation scheme that does not utilize the interconnection network efficiently and uniformly. Therefore, it is advantageous to schedule the independent tasks to different portions of the system such that there is no communication interference among them.
The underlying theory of partitioning permutations is addressed in [6] . The partitionability of the baseline network, the generalized cube network, the indirect binary n-cube network, and the Omega network has been addressed in [7, 8, 91 . However, the impact on ]The fat-tree architecture used in CM-5 is actually a MIN. the network partitionability of different physical connections between processors and SEs in the last stage is generally ignored. The partitionability of two representative networks with 2n processors, namely the indirect binary n-cube (called n-icube) and the Butterfly network (called n-Butterfly), is analyzed and compared in this paper.
The remainder of this paper is organized as follows. In Section 2, The partitionability of two groups of MINs based on the permutation functions between the processors and switches in the last stage of the networks is studied. A novel mapping scheme of these two groups of MINs onto the hypercube is developed.
In Section 3, the SE fault tolerance analysis is given, Concluding remarks are given in the final section.
Partitionability of MIN
The permutation functions describing the connections between the processors and SEs in the last stage of an n-icube and an n-Butterfly are the "inverse shuffle" connection and " trivial" connection, respectively. Figs. 1 and 2 illustrate the interconnections of a 4-icube and a 4-Butterfly, respectively. In Fig. 1 , processors 0 to 7 form a subnetwork which does not interfere with the other part of the network. The corresponding processors in the 4-Butterfly of Fig. 2 are processors 0 to 3 and 8 to 11, shown at the top half of the network. It can be seen that these eight processors in Fig. 2 also form a subnetwork without interference to other parts of the network. But, potential hot spots may take place on the links between stages 2 and 3.
Another possible way to form a sub-Butterfly of eight processors is shown as solid lines in Fig. 2 . Processors 0, 8, 1, 9, 6, 14, 7, and 15 can form a subnetwork without interference and hot spot links. The n-icube and the n-Butterfly differ in partitionabilities that result from different permutation functions between the last stage and processors. We will show systematically that different physical connections between the last stage and processors lead to different partitionability. 
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Because Butterfly inetworks have different connections between the last stage and the processors, the addresses of processors need to be renumbered in order to implement correctly the n-icube self-routing scheme. The SEs are numbered in the same fashion as in the indirect n-cube, i.e., as 0 to 2"-l -1, from top to bottom. The processors are numbered 0, 2 " -l , Now we illustrate the relationship between a direct binary n-cube and an indirect binary n-cube. In an ncube, a link is connected between two nodes if and only if their addresses differ in exactly one bit. We label the link connected to a processor . . . p 0) along dimen- are SE(p,-1 ...p itlpi-1 ...po)a. Thus, there is an oneto-one mapping between the SEs of an n-icube and links of an n-cube. The SEs in stage i of the n-icube corresponds to the links along dimension i of the direct n-cube. Based on this mapping, the SEs in a d-icube of an n-icube are essentially the ones corresponding to the links which are incident to the processors of the d-icube. Example 1: Fig. 3 shows the mapping between SEs of a 4-icube and the links of a 4-cube, where the SEs are labeled besides their corresponding links. The SEs (links) of the 3-icube ( O w * ) are marked as solid lines. 
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From the above theorem, we shall see that the nButterfly has less partitionability compared to the TIicube. The two (n -1)-Butterflies obtained by Theorem 3 are completely disjoint. There exist n -2 pairs of disjoint (n -1)-Butterflies in an n-Butterfly as opposed to n pairs in an n-icube3. Theorem 3 can be applied recursively to obtain subnetworks of smaller sizes. However, because of the characteristics of the Butterfly networks, how to obtain the subnetworks of smaller sizes in the n-Butterfly is not as simple as the n-icube. In order to formally represent the subnetworks of an n-Butterfly, we need the following definitions. forming a cluster of 4 processors, must be in the same subButterfly. Therefore, the smallest sub-Butterfly is size 4. This is the immediate result from the fact that the n-Butterfly can only be divided into n -2 pairs of disjoint (n -1)-Butterflies stated earlier. 
Proof: see [IO].
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Example 3: The 3-Butterfly **(OO)* in a 4-Butterfly consists of ,SE(*(OO)*)t for t = 0...3, and SE(*(Ol)*)t for t = 2, which are shown as solid squares in Fig. 2 .
Although the relationship between the n-Butterfly and a hypercube is riot as evident as the n-icube. the n-Butterfly can siill be represented by the links in the corresponding direct hypercube. We map an n-Butterfly onto an (n -2)-cube in which each link represents 4 SEs in the n-icube. n -2. The mapping is used for the purpose of easily characterizing the grouping property of processors in the n-Butterfly. As in the n-icube, it is easy to verify that the SEs of a d-Butterfly essentially correspond to the links incident to the processors of the d-cube in the coirresponding direct n-cube. Fig. 4 shows the mapping of a 4-Butterfly onto a direct 4-cube. The SEs of the %Butterfly **(OO)* are shown as solid lines in Fig. 4. 
Fault Tolerance Analysis
This section examines the effects of faulty SEs to the subsystem availability. Similarly, based on the mapping of an n-icube onto an n-cube, the number of d-icubes destroyed by a faulty SE can be obtained as 2C2-C:1,' . Therefore, a faulty SE has a greater impact on the sub-icube availability than a faulty processor.
For the Butterfly networks, we have the following resul t s.
Theorem 5: Given a faulty SE(p,-2 . . . p ,~)~ in an nButterfly, the d-Butterflies, *( 1)* ( i d -2 Similarly, the faulty SE in the first or the last stage has the same fault effect on the sub-Butterfly availability a s a cluster of 4 processors associated with it. Based on the mapping of an n-Butterfly onto an (n-1)-cube, the number of &Butterflies destroyed by a SE is C::;
if the faulty SE is in stage 0 or n -1 or 2CyI; -C:Il otherwise.
The mapping of an n-icube and n-Butterfly onto a hypercube provides an easy way to characterize the network. As in the direct binary n-cube, two processors are said to be an antipodal pair if they cover all the ( n -1)-icube in an n-icube. The addresses of the antipodal pair in an n-cube or n-icube differ in all the bits. There is only one antipode for a specific processor in an n-cube or n-icube. However, there are four antipodes for a specific processor, referred to the antipodal set, in the n-Butterfly. For example, the antipodal set of processor (0000) (p,-l ...PO) are in the same sub-Butterfly, two faulty processors from cluster P(p,-1 ...PO) and cluster P (p, ..p 01) will destroy all the ( n -1)-Butterflies.
Let us define the antipodal pair of SEs in the n-icube (n-Butterfly) as the two SEs which if faulty will destroy all the possible (n-l)-cubes ((n-l)-Butterflies). Each SE in an n-icube or n-Butterfly may have more than one corresponding antipodal SEs. In general, the problem of finding antipodal SEs of a particular SE becomes a little complicated since the faulty SEs can be located in any level or stage. Since a faulty SE has the same impact to the subsystem availability as two processors in an n-icube, the antipodal SEs of a particular SE can be obtained as follows. (p, i. According to the mapping between an n-icube and a direct n-cube, the antipodal set of an SE (p,-z.. .PO) ; includes the SEs corresponding to the links incident to (=...E*pi_l...E). Obviously, in the worst case, the number of faulty SEs which can be tolerated while maintaining a fault-free (n-1)-cube in an n-cube is one.
Theorem 7:
The antipodal set of an S E ( P , -~ ... po)t in an n-Butterfly, where 1 5 t 5 n -2, consists of SE (ALT[*(p, Fig. 4 is faulty, all the 3-Butterflies containing any processor of **(011) and ~( 0 1 0 ) are destroyed. Thus, the antipodal set of SE(O11)i are marked as solid lines in Fig. 4 Remember that a faulty SE has the same effect on the sub-icube availability as two processors connected by the associated link in the mapping. We can immediately obtain the K(n, n -2) as follows.
Theorem 9: The K ( n , n -2) of the n-icube is the minimum positive integer r -1 such that K(n, n -m) 2 2m-2:tK(n -m + 2, n -m).
Corollary 1:
Conclusions
We have shown that the indirect binary n-cube has more partitionability than the Butterfly network. Via the proposed mapping scheme, we derived the number of faulty SEs in an indirect binary n-cube or a Butterfly network of 2" processors that can be tolerated while still maintaining a subsystem of a given size. We have shown that a switching element has the same fault tolerance effect on the subsystem availability as 2 (4 or 8) processors in the indirect binary n-cube (Butterfly network).
